## **24.6 A Time-Interleaved Filtering-by-Aliasing Receiver Front-End with >70dB Suppression at <4×Bandwidth Frequency Offset**

# **Sameed Hameed, Sudhakar Pamarti**

## **University of California, Los Angeles, CA**

Programmable receiver front-ends has been a topic of enormous interest in recent years. Both N-path filtering [1,2] and charge-domain filtering [2] achieve sharp filtering but suffer from poor matching [1] or high noise figure (NF) [2]. Combining noise cancellation with the mixer-first architecture achieves low NF and high linearity [3], but only for far-out blockers.

The Filtering-by-Aliasing (FA) approach uses a sampled integrate-and-dump circuit with an appropriately chosen periodically time-varying resistor, R(t)=R(t+TS), to realize an equivalent FIR filter with desired impulse response,  $g(\tau)$  (Fig. 24.6.1) [4]. Sharp transition bands, good S<sub>11</sub>, and high linearity are achieved even for close-in blockers. Nevertheless, filter stop-band attenuation  $(A<sub>stop</sub>)$  is limited since (1) the length of  $g(\tau)$  is constrained to T<sub>S</sub>, and (2) R(t) itself is constrained due to  $S_{11}$  requirements. This may lead to residual blockers that alias in-band and cannot be further suppressed by additional filtering thereafter. While  $A_{stop}$  can be increased with a longer  $Ts$  (for the same transition band), the output sampling rate reduces correspondingly leaving adjacent aliasing bands unfiltered.

This work applies time-interleaving [5] to achieve A<sub>stop</sub>>70dB without sacrificing filter sharpness, linearity, S<sub>11</sub>, or NF. As shown in Fig. 24.6.2, two integrateand-dump circuits are employed, each varied and sampled in a time-interleaved fashion, but with period  $2T_s$ . The filter realized,  $q(\tau)$ , is thus  $2T_s$  long, while the overall sampling period remains  $T_s$ . This allows filters with higher  $A_{stop}$  without sacrificing filter sharpness. The channels interact, thus complicating the design of R(t) to achieve desired filter response while achieving good  $S_{11}$ . Nonetheless, the 50Ω source sees the parallel combination of two resistors, relaxing the constraints on R(t) compared to [4]. An example R(t) designed for good  $S_{11}$  ideally realizes a filter with  $A_{stop} \sim 120$ dB. Suppression is ultimately limited by the accuracy of the resistor variation, with  $A_{stop}$  ~70dB when R(t) is realized using an ideal 10b binary scaled resistor DAC (RDAC) (Fig. 24.6.2). Additionally, suppression is limited by the channel with lower precision. Hence, this work utilizes 13b RDACs to allow for calibrated accuracy of 10 to 11 bits in each channel.

While a 13b binary scaled RDAC is sufficient to realize  $R(t)$  for  $A_{\text{stop}}$  70dB, parasitics limit performance. The capacitors across the RDAC switches (Cds) produce a code-dependent corner frequency between the resistance realized and the net parasitic capacitance in the off paths (Fig. 24.6.3). The frequency is lowest for large values of R(t), degrading RDAC dynamic range. This effect can be alleviated in a differential configuration by adding cross-coupling capacitors equaling the total RDAC parasitic capacitance, leading to a code independent corner frequency as shown. Measurements show an improvement of 17dB in Astop due to this technique.

The block diagram of the implemented RF front-end is shown in Fig. 24.6.3. The 50Ω input is converted to differential using an external balun transformer. The receiver IC consists of two identical time-interleaved paths. In each path the balun output is connected to 13b RDACs, R(t), whose control bits are periodic with the period,  $2T_s$ , and are varied at the rate,  $f_{CK}$ . The cross-coupled capacitors are implemented using dummy RDACs with all switches turned off. The differential RF current generated is mixed down to baseband by a set of eight 25% duty-cycle mixer switches switching at the LO frequency,  $f_{LO}$ . The base-band is composed of inverter-based op-amps with ping-pong capacitor banks around them. This allows for one capacitor to be connected across the op-amp while the voltage stored on the other is read and then reset. RDAC controls are stored in a register-based memory, and are read out cyclically based on the input clock, fck. The sampling and reset clocks for the capacitor banks are generated by dividing fck. The RDAC controls and the sampling and reset clocks for the two paths are offset in time by  $T<sub>s</sub>$  to achieve the timeinterleaving operation. The IC can be reconfigured for single-ended and noninterleaved operation as well.

The IC was fabricated in TSMC 1P6M 65nm CMOS process and was packaged in a 40-pin 5mmx5mm QFN package. The op-amps use non-minimum length high-Vt devices, have a DC gain of ~35dB, and g<sub>m</sub> of ~125mS. The 13b RDAC uses *rppoly* resistors and is designed for a minimum resistance of 15Ω. All switches are implemented using transmission gates with equally sized NMOS and PMOS transistors, with LO switches designed to have an on-resistance of 3Ω. The RDAC is calibrated at start-up using a DC resistor divider arrangement. MIM capacitors are used for the capacitors, C, that are tunable from 10-70pF. A supply voltage of 1.2V is used for the op-amps, the LO dividers, as well as the drivers for controlling the RDAC and LO switches. The DC bias of the entire chain is set to around 0.6V due to the op-amp biasing at reset. The rest of the circuitry runs on a 1V supply. For a 10MHz bandwidth (BW) filter centered on  $f_{LO}$  =500MHz, a current of 64.7mA is drawn from the 1.2V supply, with each opamp consuming 6.5mA, the LO divider and switch drivers consuming about 12.7mA, while the other digital blocks draw 7.75mA from the 1V supply for a nominal clock frequency of  $f_{CK}=1$ GHz. The system was verified to work up to  $fck = 2GHz$ .

The sampled outputs of the time-interleaved paths are buffered and combined externally. Figure 24.6.4 shows the measured filter response in three different time-interleaved 10MHz BW filter configurations (filters 1-3) that vary in transition BW and attenuation. The transition BWs for filters 1, 2, and 3 were 17MHz, 25MHz, and 40MHz respectively, while the achieved stop-band rejection was observed to be better than 45dB, 58dB, and 70dB respectively. In comparison, the measured non-interleaved filter achieved a stop-band rejection of only 40dB with a transition BW of 35MHz. The filter BW was varied from 2.5- 40MHz by varying Ts. The receiver gain obtained for the 10MHz BW filter with C=70pF was 23dB. The gain scales linearly with  $T_s$  and inversely with C.  $f_{LO}$ was also varied from 100MHz to 1GHz as shown in Fig. 24.6.4. The gain reduced by  $~4$ dB from  $f_{LO}=100$ MHz to 1GHz.

Figure 24.6.5 shows linearity and S<sub>11</sub> measurements for a 10MHz BW filter 1 configuration with  $f_{LO}$  =500MHz and C=70pF. While the in-band IIP<sub>3</sub> was measured to be about  $+8.2$ dBm, OOB IIP<sub>3</sub> was better than  $+21.4$ dBm, and OOB IIP2 was better than +64dBm, both at 12MHz offset from the carrier. The S<sub>11</sub> is better than -10dB for most of the receiver LO range, and degrades to only -9dB at  $f_{LO}$  =1GHz. The measured NF was 7dB, and worsened by only 4.5dB when a 0dBm CW blocker was present at 30MHz offset. The small-signal NF and  $S_{11}$  are degraded slightly compared to the non-interleaved case [4] due to parasitic capacitance from the additional RDACs at the input.

Figure 24.6.6 compares this work with recent designs. This work maintains the high linearity of FA [4] with sharper filtering than state-of-the-art [2]. Figure 24.6.7 shows the die-photo of the fabricated IC. The active area is 2.3mm<sup>2</sup>, 70% of which is occupied by capacitors.

### *Acknowledgements:*

This work was supported in part by the National Science Foundation under NSF grant ECCS 1408647. The lead author would also like to thank Broadcom Foundation and MediaTek for fellowship support.

#### *References:*

[1] Darvishi, M., et al., "A 0.1-to-1.2GHz Tunable 6th-Order N-Path Channel-Select Filter with 0.6dB Passband Ripple and +7dBm Blocker Tolerance," ISSCC Dig. Tech Papers, pp.172-173, Feb. 2013.

[2] Xu, Y., et al., " A Switched-Capacitor RF Front End With Embedded Programmable High-Order Filtering," IEEE J. Solid-State Circuits, vol.51, no.5, pp.1154-1167, May 2016.

[3] Murphy, D., et al., "A Blocker-Tolerant, Noise-Cancelling Receiver Suitable for Wideband Wireless Applications," IEEE J. Solid-State Circuits, vol.47, no.12, pp.2943-2963, Dec. 2012.

[4] Hameed, S., et al., "A Programmable Receiver Front-End Achieving >17dBm IIP<sub>3</sub> at <1.25×BW Frequency Offset," ISSCC Dig. Tech Papers, pp.446-447, Feb. 2016.

[5] M. Rachid, et al., "Filtering by Aliasing," IEEE Trans. on Signal Processing, vol.61, no.9, pp. 2319-2327, May 2013.



**Figure 24.6.1: Limitations of the baseband used in [4], and the effects of lengthening its equivalent impulse response, g(τ), by increasing sampling period Ts (increased Astop but extra aliasing bands).** 



**Figure 24.6.3: top) Effect of parasitics on a 13b binary-scaled RDAC and its mitigation in a differential configuration, bottom) Block diagram of the fabricated IC.** 







**Figure 24.6.2: The baseband of the implemented receiver front-end with time-interleaving (TI), its equivalent impulse response, g(τ), and the achieved baseband filter (RDAC min resistance = 30Ω).** 



**Figure 24.6.4: a) Measured 10MHz RF BW filter responses, b) Filter 3 responses for BW tuned from 2.5 to 40MHz, c) Filter 3 responses for the LO varied from 0.1 to 1GHz (in 6 steps).** 



\*RF bandwidth (twice the baseband bandwidth).

'Excludes halun loss "Varies with  $f_{LO}$ . Power consumption = 73mA for  $f_{LO}$  = 0.5GHz.

**Figure 24.6.6: Comparison table.** 



**Figure 24.6.7: Die micrograph.**