The Heterojunction Gate-All-Around Spintronic Tunnel FET (HG-Spin-TFET): A Pathway to Multifunctional, Ultra-Low-Power Nanoelectronics

Ayush Verma

***Abstract*—The relentless scaling of conventional CMOS technology is confronting a fundamental power wall, driven by the thermal limits of thermionic emission in MOSFETs. This paper addresses this challenge by proposing a novel device architecture: the Heterojunction Gate-All-Around Spintronic Tunnel Field-Effect Transistor (HG-Spin-TFET). This device is designed to overcome the inherent trade-offs of existing beyond-CMOS solutions by synergistically integrating four key technologies. First, it leverages the quantum mechanical band-to-band tunneling (BTBT) mechanism of a TFET to break the 60 mV/decade subthreshold swing (SS) limit. Second, it employs a Gate-All-Around (GAA) nanowire architecture for ultimate electrostatic control, maximizing switching efficiency. Third, it incorporates a III-V/2D material heterojunction (InAs/MoS_2) at the source to dramatically enhance the tunneling probability, addressing the TFET's traditional low ON-current (ION) limitation. Fourth, it integrates ferromagnetic source/drain contacts to utilize electron spin, adding non-volatile memory functionality through the Tunnel Magnetoresistance (TMR) effect. Theoretical modeling and performance projections suggest the HG-Spin-TFET can achieve an average SS below 20 mV/decade, an ION/IOFF ratio exceeding 10^{10}, and a TMR greater than 300% at room temperature. This combination of ultra-low-power switching and embedded memory positions the HG-Spin-TFET not merely as a superior transistor, but as a foundational component for future in-memory computing and reconfigurable logic architectures, offering a potential route to bypass the von Neumann bottleneck at the device level.**

***Index Terms*—TFET, Spintronics, Gate-All-Around (GAA), Heterojunction, Nanoelectronics, Low-Power, Quantum Tunneling, Tunnel Magnetoresistance (TMR).**

I. Introduction: The End of Conventional Scaling and the Dawn of Quantum-Engineered Transistors

The semiconductor industry's trajectory over the past half-century has been defined by the predictive power of Moore's Law, which forecasted a biennial doubling of transistors on an integrated circuit [1], [2]. This relentless drive for miniaturization has fueled an unprecedented revolution in computing, enabling everything from supercomputers to ubiquitous smart devices. However, this scaling has come at a cost. As transistors shrink, the power density on-chip has skyrocketed, leading to critical challenges in heat dissipation, power delivery, and escalating leakage currents that threaten to halt further progress [3]–[5]. The industry is now confronting a power crisis that is not merely an engineering inconvenience but a manifestation of a fundamental physical limit.

A. The Fundamental Limit: The "Boltzmann Tyranny"

The cornerstone of modern electronics, the Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET), operates via a process known as thermionic emission. In this mechanism, charge carriers (electrons or holes) are thermally excited over a potential energy barrier controlled by the gate electrode. The flow of these carriers is governed by the high-energy tail of the Maxwell-Boltzmann distribution, which describes their thermal energy spread [6], [7]. This physical principle imposes a rigid, theoretical lower limit on the subthreshold swing (SS), which is the change in gate voltage (V_{GS}) required to modulate the drain current (I_{DS}) by one order of magnitude. At room temperature (300 K), this limit is defined by the thermal voltage (kT/q) and is approximately 60 mV/decade [7]–[9].

This fundamental constraint, often termed the "Boltzmann Tyranny," is the primary obstacle to continued power scaling [10]. To reduce power consumption, the supply voltage (V_{DD}) must be lowered. However, to maintain a clear distinction between the transistor's ON and OFF states (i.e., a high I_{ON}/I_{OFF} ratio), the threshold voltage (V_{th}) must also be scaled down. With a fixed SS of 60 mV/decade, reducing V_{th} leads to an exponential increase in the OFF-state leakage current, resulting in unacceptable static power dissipation [11], [12]. Therefore, the path to ultra-low-power electronics is blocked by the classical physics of the MOSFET itself. To break this impasse, a new transistor operating on a non-thermal charge transport mechanism is required.

B. The Quantum Tunneling Paradigm Shift

Modern physics, particularly quantum mechanics, offers a compelling alternative to thermionic emission. The phenomenon of quantum tunneling describes how a particle, governed by its matter-wave properties as described by the Schrödinger equation, can penetrate a potential energy barrier even when its kinetic energy is classically insufficient to overcome it [13]–[15]. The probability of this event is non-zero, depending exponentially on the barrier's height and width [15], [16]. This purely quantum effect is not dependent on thermal energy and thus is not constrained by the Maxwell-Boltzmann distribution [17], [18].

The Tunnel Field-Effect Transistor (TFET) is a device concept engineered to explicitly harness this phenomenon [18], [19]. By using band-to-band tunneling (BTBT) as its primary switching mechanism, the TFET can filter out the thermal tail of carrier energies, enabling a subthreshold swing far steeper than the 60 mV/decade limit [11], [20]. This offers a fundamental escape route from the Boltzmann Tyranny and a direct pathway toward ultra-low-voltage, energy-efficient electronics.

C. Thesis and Report Structure

While the TFET concept is powerful, its practical implementation has been plagued by performance trade-offs, primarily low drive current and ambipolar leakage, which have hindered its adoption. This paper posits that overcoming these limitations requires a synergistic integration of multiple advanced technologies. We propose and theoretically explore a novel device architecture, the **Heterojunction Gate-All-Around Spintronic TFET (HG-Spin-TFET)**, designed to combine the low-power switching of a TFET with the high drive current of engineered heterojunctions, the superior electrostatic control of a GAA structure, and the non-volatile memory functionality of spintronics.

This report begins by reviewing the theoretical landscape of these constituent technologies. It then presents the detailed framework of the proposed HG-Spin-TFET, including its architecture, materials system, and operational principles. Following this, we provide performance projections based on theoretical modeling and analysis. Finally, we discuss the profound implications of such a multifunctional device for future computing paradigms, alongside a realistic assessment of the formidable fabrication challenges. A comparative analysis, summarized in Table I, contextualizes the potential of the proposed device against existing technologies.

II. The Theoretical Landscape: From Quantum Tunneling to Advanced Transistor Paradigms

The development of a viable beyond-CMOS technology requires navigating a complex landscape of device physics, materials science, and architectural innovation. The proposed HG-Spin-TFET stands at the confluence of four critical research thrusts: the fundamental switching mechanism of the TFET, the electrostatic superiority of GAA architectures, the performance-boosting potential of heterojunctions, and the added functionality of spintronics. Understanding each of these pillars is essential to appreciating their synergistic combination.

A. The Tunnel Field-Effect Transistor: A Sub-Thermal Solution

The TFET represents a fundamental departure from the MOSFET. Structurally, it is not a four-terminal switch in the traditional sense but rather a gated p-i-n diode that is operated in reverse bias [8], [11]. Its operation hinges on the quantum mechanical phenomenon of band-to-band tunneling (BTBT). In an n-type TFET, applying a positive gate voltage (V_{GS}) electrostatically lowers the energy bands in the intrinsic (i) channel region. When V_{GS} is sufficiently high, the conduction band edge of the channel aligns with the valence band edge of the heavily doped p-type source. This alignment opens a "tunneling window," allowing electrons to tunnel directly from the source valence band into the channel conduction band, generating a current that is then swept to the n-type drain [8], [20]–[22].

The key advantage of this mechanism is its energy-filtering nature. Unlike thermionic emission, which relies on carriers from the high-energy "tail" of the Fermi-Dirac distribution, BTBT effectively cuts off this tail. The switching is abrupt and determined by the gate's ability to align the bands, not by thermal excitation. This allows the TFET to achieve a subthreshold swing (SS) below the thermionic limit of 60 mV/decade at room temperature, a feat impossible for MOSFETs [11], [23]. This steep SS is the cornerstone of the TFET's promise for ultra-low-power electronics, as it enables aggressive scaling of the supply voltage (V_{DD}) while maintaining a high ON/OFF current ratio [18], [19], [24]. Additionally, TFETs inherently exhibit lower OFF-state leakage currents and greater immunity to short-channel effects (SCEs) that plague deeply scaled MOSFETs [20], [22].

However, the TFET is not without its own fundamental challenges, which have so far prevented its commercialization. These are:

1) **Low ON-Current (I_{ON}):** The probability of quantum tunneling, governed by the Wentzel–Kramers–Brillouin (WKB) approximation, is exponentially dependent on the barrier properties and is often very low. In materials like silicon with a relatively large, indirect bandgap, this results in drive currents that can be several orders of magnitude lower than those of comparable MOSFETs, severely limiting switching speed and circuit performance [21], [23].
2) **Ambipolar Conduction:** The symmetric nature of tunneling can lead to a significant drawback. In an n-TFET, while a positive V_{GS} turns the device ON at the source junction, a large negative V_{GS} can inadvertently align the channel valence band with the drain conduction band. This enables electrons to tunnel from the channel to the drain, creating an undesirable leakage current known as ambipolar current [22], [25]. This effect increases static power consumption and can lead to catastrophic failures in logic circuits. Numerous strategies have been proposed to mitigate ambipolarity, including asymmetric drain doping, gate-drain underlap structures, and the use of dielectric pockets to modulate the electric field at the drain junction, but these often introduce fabrication complexity or degrade other performance metrics like I_{ON} [25]–[28].

B. Architectural Evolution: The Imperative of Gate-All-Around (GAA) Electrostatics

The challenge of controlling transistor channels has driven a constant architectural evolution. As planar MOSFETs were scaled to dimensions where the gate lost effective control, leading to severe SCEs, the industry transitioned to 3D structures. The FinFET, with its gate wrapped around a vertical "fin" of silicon on three sides, became the standard for advanced technology nodes, restoring a significant degree of electrostatic control [2].

However, for devices like TFETs, where performance is exquisitely sensitive to the electric field at a precise tunneling junction, even greater control is required. This has led to the development of the Gate-All-Around (GAA) architecture, which represents the theoretical limit of electrostatic control [29]–[31]. In a GAA FET, the gate material completely

TABLE I
COMPARATIVE ANALYSIS OF TRANSISTOR TECHNOLOGIES

Technology	Switching Mechanism	Key Advantage	Key Limitation(s)	Subthreshold Swing*	Drive Current (I_{ON})	Functionality
MOSFET	Thermionic Emission	High I_{ON}, Mature Tech.	High Leakage, SS Limit	$\geq$ 60 mV/dec [7]	High	Logic Switch
Conv.† TFET	BTBT††	Steep SS ($<$ 60 mV/dec)	Low I_{ON}, Ambipolarity	$<$ 60 mV/dec [8]	Low [21]	Logic Switch
HG-Spin-TFET (Proposed)	Spin-Filtered BTBT††	Steep SS, High I_{ON}, Non-Volatile	Fabrication Complexity	$<$ 20 mV/dec (Projected)	High (Projected)	Logic + Memory

*SS: Subthreshold Swing; †Conv.: Conventional; ††BTBT: Band-to-Band Tunneling

envelops the channel, which typically takes the form of one or more horizontal nanosheets or vertical nanowires. This 360-degree control allows the gate to modulate the channel potential with maximum efficiency, suppressing leakage paths and enabling the sharpest possible switching characteristics [32], [33]. For a TFET, this translates directly to a steeper SS and a higher I_{ON}/I_{OFF} ratio compared to planar or FinFET implementations [34]. While the fabrication of these complex 3D structures, especially the top-down patterning of vertically stacked nanowire arrays, is immensely challenging, GAA is widely seen as the necessary architecture for transistors at the 3 nm node and beyond [31], [35]–[37].

C. Materials by Design: Engineering Tunnel Junctions with III-V and 2D Heterostructures

The low I_{ON} of silicon-based TFETs is a direct consequence of silicon's electronic properties: a relatively large and indirect bandgap, which results in low BTBT probability. Overcoming this materials-based limitation requires a materials-based solution. Research has converged on two promising classes of materials for high-performance TFETs: III-V compound semiconductors and 2D materials.

Group III-V semiconductors, such as Indium Arsenide (InAs), Gallium Antimonide (GaSb), and their alloys, are highly attractive for TFETs. They possess small, direct bandgaps and very low carrier effective masses, both of which lead to a significant increase in tunneling probability and, consequently, higher I_{ON} [23], [38]. The true power of III-V materials is unlocked in heterostructures, where different materials are used for the source and channel. By engineering a heterojunction TFET (HTFET) with a "staggered" or "broken" band alignment—for instance, using a p-type GaSb source and an n-type InAs channel—the tunneling barrier height can be drastically reduced or even eliminated [23], [38], [39]. This allows for a massive boost in I_{ON} with minimal impact on I_{OFF}, directly addressing the TFET's primary weakness. Advanced designs incorporating strain engineering or multiple heterojunctions (e.g., 3HJ-TFETs) have been proposed to further optimize the tunneling dynamics and push performance even higher [39], [40].

Concurrently, the discovery of 2D materials has opened another frontier for TFET design. Materials like graphene and transition metal dichalcogenides (TMDs) such as Molybdenum Disulfide (MoS_2) and Tungsten Diselenide (WSe_2) are atomically thin, offering the ultimate limit in channel thickness scaling [41], [42]. This provides unparalleled gate control and near-perfect immunity to SCEs [43]. Their diverse electronic properties and the ability to stack them into van der Waals heterostructures with pristine, atomically sharp interfaces—free from the lattice mismatch constraints of conventional epitaxy—make them ideal building blocks for novel electronic devices [44]. A particularly compelling approach for TFETs is the creation of vertical heterostructures, either between two different 2D materials or between a 2D material and a conventional bulk semiconductor (like a III-V material), to precisely engineer the band alignment at the tunnel junction [45]–[47].

D. The Spintronics Dimension: Exploiting Spin for Enhanced Functionality

Beyond manipulating charge, electronics can harness another intrinsic property of the electron: its spin. This quantum mechanical angular momentum gives rise to a magnetic moment, providing an additional degree of freedom for encoding and processing information. The field of spintronics aims to build devices that utilize both the charge and spin of electrons.

A cornerstone of spintronics is the Magnetic Tunnel Junction (MTJ), a device comprising two ferromagnetic (FM) layers separated by a thin insulating tunnel barrier [48]–[50]. The tunneling current through an MTJ is highly dependent on the relative orientation of the magnetization of the two FM electrodes. When the magnetizations are parallel (P), the tunneling resistance is low; when they are anti-parallel (AP), the resistance is high. This phenomenon, known as Tunnel Magnetoresistance (TMR), is a direct result of spin-dependent tunneling [51].

A key challenge in spintronics is the efficient electrical injection of spin-polarized carriers from a ferromagnetic metal into a semiconductor, a process often thwarted by a large "conductivity mismatch" between the two materials [52]. One of the most effective solutions to this problem is the insertion of a high-quality tunnel barrier at the interface, which serves to decouple the transport regimes [52], [53]. Furthermore, certain insulating or semiconducting materials can act as "spin filters,"

which exhibit different barrier heights for spin-up and spin-down electrons. This effect can lead to extremely high spin polarization of the tunneling current and colossal TMR values. The emergence of 2D magnetic materials, such as CrI_3 and CrSBr, which can function as near-perfect spin filters, has created exciting new possibilities for MTJ performance [54]–[59].

Integrating these spintronic principles into a field-effect transistor architecture opens the door to multifunctional devices that can perform logic (via gate voltage) and store information (via magnetic state) simultaneously, forming the basis for novel spintronic FETs and in-memory computing concepts [60], [61]. The progression is logical: once a high-performance, low-power charge-based switch is perfected by solving the physics, materials, and architectural challenges, the next frontier is to imbue it with new functionality by incorporating the spin degree of freedom.

III. A Novel Framework: The Heterojunction Gate-All-Around Spintronic TFET (HG-Spin-TFET)

To overcome the limitations of individual technologies, we propose a novel device architecture that synergistically integrates the four pillars discussed above. The Heterojunction Gate-All-Around Spintronic TFET (HG-Spin-TFET) is designed not only to solve the power and performance trade-offs of conventional TFETs but also to introduce non-volatile memory and logic capabilities at the single-transistor level.

A. Conceptual Device Architecture and Materials System

The proposed HG-Spin-TFET is a vertically oriented, gate-all-around nanowire device, a structure chosen for its superior electrostatic control and potential for high-density integration. The key components and material choices are as follows (see Fig. 1):

- **Core Structure and Channel:** The device is built around a vertical **InAs nanowire**, which serves as the transport channel. InAs is selected for its exceptionally high electron mobility and small, direct bandgap ($E_g \approx 0.35$ eV), properties that are conducive to achieving high drive currents in tunneling devices [38], [39].
- **Spin-Polarized Contacts:** The source and drain electrodes are made of different **ferromagnetic (FM) metals**, such as Iron (Fe) for the source and Cobalt (Co) for the drain. Their different coercive fields allow for independent switching of their magnetization directions, a prerequisite for TMR-based operation. The source contact is designed to inject spin-polarized electrons into the channel [48], [53].
- **Engineered Tunnel Heterojunction:** The critical tunneling junction is formed at the source. It is a **III-V/2D heterostructure** consisting of the Fe source contact, a single monolayer of **Molybdenum Disulfide (MoS_2)**, and the InAs channel. This Fe/MoS_2/InAs stack is the heart of the device. The MoS_2 monolayer serves a crucial dual purpose:



Fig. 1. Schematic of the proposed HG-Spin-TFET. The device features a vertical InAs nanowire channel, ferromagnetic (FM) source/drain contacts, a Gate-All-Around (GAA) architecture, and a critical Fe/MoS_2/InAs heterojunction at the source for enhanced, spin-filtered tunneling.

  1) **Band Alignment Engineering:** It forms a van der Waals heterostructure with the InAs nanowire. Based on first-principles calculations, such a junction is predicted to form a type-II (staggered) or near-broken-gap alignment, which is ideal for maximizing the BTBT probability and thus the ON-current of the TFET [62], [63].
  2) **Spin Tunnel Barrier:** It acts as an ultrathin, high-quality tunnel barrier that mitigates the conductivity mismatch between the metallic Fe source and the semiconducting InAs channel, enabling efficient spin injection [52]. It may also act as a spin filter, further enhancing the spin polarization of the injected current [54], [58].
- **Gate Stack:** A high-κ dielectric, such as **Hafnium Oxide (HfO_2)**, is conformally deposited around the InAs nanowire channel, followed by the gate metal. The GAA configuration ensures that the gate field can strongly and uniformly modulate the potential throughout the nanowire, enabling sharp, efficient switching [32], [34].

The selection of the InAs/MoS_2 system is informed by a review of theoretical studies on III-V/2D heterostructures, as summarized in Table II. While many combinations are possible, the predicted band alignments for InAs-based heterostructures are particularly favorable for TFET operation.

B. Principle of Operation: Gate-Modulated Band-to-Band and Spin-Filtered Tunneling

The HG-Spin-TFET is a multifunctional device whose state is determined by two independent inputs: the gate voltage (V_{GS}) and the relative magnetic orientation of the source/drain contacts.

TABLE II
BAND ALIGNMENT PARAMETERS FOR CANDIDATE III-V/2D HETEROJUNCTIONS (FROM FIRST-PRINCIPLES CALCULATIONS)

Heterostructure	Band Alignment Type	Valence Band Offset (VBO) (eV)	Conduction Band Offset (CBO) (eV)	Calculation Method	Reference(s)
InSe/MoS_2	Type-I $\rightarrow$ Type-II (Tunable)	-0.10 $\rightarrow$ +0.16	+0.62 $\rightarrow$ +0.73	DFT (HSE06)	[62], [64]
WSe_2/MoS_2	Type-II	0.83 - 0.94	0.76	μ-XPS, DFT	[63], [65], [66]
BP/$SnSe_2$	Type-III (Broken)	N/A (Overlap: 0.021 eV)	N/A (Overlap: 0.021 eV)	DFT	[44]
SnSe/$SnSe_2$	Type-III (Broken)	N/A (Overlap: 0.031 eV)	N/A (Overlap: 0.031 eV)	DFT	[44]
InAs/MoS_2	**Type-II (Staggered)**	$\sim$ **-0.9**	$\sim$ **-1.3**	**DFT (PBE)**	**[67]**

Note: VBO and CBO values are highly sensitive to calculation methods, strain, and interlayer distance. The values shown are indicative. For the InAs/MoS_2 system, a type-II alignment is predicted where the InAs conduction band minimum (CBM) is below the MoS_2 CBM, and the InAs valence band maximum (VBM) is above the MoS_2 VBM, creating a staggered gap ideal for electron tunneling from the source-side into the InAs channel.

- **Transistor (Switching) Mode:** With a fixed magnetic configuration, the device operates as a high-performance TFET.
  - **OFF-State ($V_{GS} \approx 0$ V):** The energy bands of the source and channel are misaligned. A large potential barrier prevents BTBT, and the current is ideally zero, limited only by thermal generation or other minor leakage mechanisms. The GAA structure ensures minimal leakage.
  - **ON-State ($V_{GS} > V_{th}$):** The applied gate voltage pulls down the energy bands in the InAs channel. At the threshold voltage (V_{th}), the conduction band edge of the InAs channel aligns with the valence band of the spin-polarized source system. This opens a tunneling window, and electrons tunnel from the source, through the MoS_2 barrier, into the InAs channel. The engineered heterojunction ensures this tunneling is highly efficient, leading to a large I_{ON}. The steepness of this turn-on is dictated by the GAA's excellent electrostatic control.
- **Spintronic (Memory/Logic) Mode:** When the device is in the ON-state ($V_{GS} > V_{th}$), the magnitude of the drain current (I_{DS}) is further modulated by the magnetic configuration, which can be controlled by an external magnetic field or by spin-transfer torque (STT) from a programming current.
  - **Parallel (P) State:** The magnetizations of the Fe source and Co drain are aligned. Spin-polarized majority-spin electrons injected from the source find a high density of available states in the drain. This results in efficient collection and a low-resistance state (R_P).
  - **Anti-Parallel (AP) State:** The magnetizations are opposed. Majority-spin electrons injected from the source encounter a low density of available states in the drain, as the majority-spin band is now misaligned. This leads to significant spin-dependent scattering at the drain interface, resulting in a high-resistance state (R_{AP}).
  - **Tunnel Magnetoresistance (TMR):** The device exhibits a TMR ratio, defined as $TMR = (R_{AP} - R_P)/R_P$, which quantifies the difference between the two states. The MoS_2 layer, acting as a spin-filtering barrier, can potentially enhance the spin polarization of the tunneling current, leading to a very large TMR. This binary state (high/low resistance) can be used to store one bit of non-volatile information.

C. Theoretical Modeling Approach: A Quantum Transport Perspective

A rigorous analysis of the HG-Spin-TFET requires a sophisticated, multi-scale simulation framework that bridges first-principles materials physics with device-level transport phenomena.

1) **First-Principles Electronic Structure:** The foundation of the model lies in Density Functional Theory (DFT) calculations [68], [69]. Using codes like VASP or Quantum Espresso, we can determine the fundamental properties of the Fe/MoS_2/InAs heterojunction, including the precise band offsets (VBO, CBO), the effective masses of carriers, and the spin-dependent density of states at the interfaces [66], [67], [70]. These ab initio results provide the essential, physically accurate parameters for the device-level simulation.
2) **Device-Level TCAD Simulation:** These parameters would then be used to construct a device model in a Technology Computer-Aided Design (TCAD) suite such as Synopsys Sentaurus or Silvaco Atlas [71]–[73]. A custom simulation workflow would be required, integrating several advanced physics modules:
   - **Quantum Transport (NEGF):** To accurately capture the physics of band-to-band and spin-dependent tunneling, a Non-Equilibrium Green's Function (NEGF) formalism is essential [38], [74]. This method solves the Schrödinger equation for an open quantum system, providing a detailed picture of the tunneling current as a function of energy and spin.
   - **Spin Transport and Relaxation:** Once injected into the InAs channel, the transport of spin-polarized

carriers must be modeled. This involves solving a set of coupled spin drift-diffusion equations that account for spin precession (due to spin-orbit interaction) and spin relaxation mechanisms (e.g., D'yakonov-Perel', Elliott-Yafet), characterized by the spin lifetime (τ_s) and spin diffusion length (L_s) [75]–[77].

- **Micromagnetic Dynamics (LLG):** To model the memory function (writing), the magnetization dynamics of the ferromagnetic contacts in response to STT must be simulated. This is achieved by solving the Landau-Lifshitz-Gilbert (LLG) equation, which describes the precession and damping of the magnetic moment under the influence of effective magnetic fields and spin torques [78].

This hierarchical approach, where fundamental physics from DFT informs the parameters of a comprehensive device-level quantum transport simulation, provides a robust pathway for theoretically validating and optimizing the proposed HG-Spin-TFET architecture.

IV. Performance Projections and Analysis

Based on the proposed architecture and the theoretical modeling framework, we can project the key performance metrics of the HG-Spin-TFET. These projections are derived by synthesizing the expected improvements from each integrated technology, benchmarked against published results for similar advanced device components.

A. Steep-Slope and Drive Current Characteristics

The primary motivation for TFET-based designs is to achieve a sub-thermionic subthreshold swing. The HG-Spin-TFET is engineered to excel in this regard. The combination of a broken-gap III-V/2D heterojunction and the superior electrostatics of the GAA architecture is expected to yield an extremely sharp turn-on characteristic. The heterojunction provides a high tunneling probability that is very sensitive to the gate-induced band alignment, while the GAA structure ensures the gate field is maximally effective at modulating this alignment. Based on simulations of advanced steep-slope transistors and heterojunction TFETs, an **average SS well below 20 mV/decade** is projected [34], [60], [79], [80].

Simultaneously, the device is designed to overcome the TFET's chronic low-I_{ON} problem. The InAs/MoS_2 heterojunction is expected to provide a high BTBT rate, leading to a large drive current. The low OFF-current (I_{OFF}) is maintained by the GAA structure's excellent suppression of leakage paths and the relatively large bandgap of the InAs channel, which prevents thermionic leakage. This combination is projected to yield an I_{ON}/I_{OFF} **ratio exceeding** 10^{10}, making the device suitable for both high-performance (HP) and low-standby-power (LSTP) applications [34], [60].

B. Tunnel Magnetoresistance and Spin-Valve Operation

The spintronic functionality of the device is quantified by its TMR ratio. By using ferromagnetic contacts and a high-quality MoS_2 spin-filtering tunnel barrier, a significant difference between the parallel (P) and anti-parallel (AP) resistance states is expected. Recent demonstrations of MTJs incorporating 2D materials have shown colossal TMR effects [54], [58]. Leveraging these principles, the HG-Spin-TFET is projected to achieve a **TMR ratio greater than 300% at room temperature** [56].

The viability of this spin-valve operation depends critically on the spin transport properties of the channel. The injected spin-polarized electrons must traverse the InAs nanowire from source to drain without losing their spin orientation. InAs, particularly in high-quality crystalline forms, is known to have a relatively long spin lifetime and spin diffusion length compared to many other semiconductors, making it a suitable channel material for this purpose [77], [81].

C. Mitigating Ambipolarity and Leakage through Heterostructure Design

Ambipolar conduction is a critical failure mode for TFETs. The HG-Spin-TFET architecture inherently mitigates this issue through its asymmetric design. The source junction (Fe/MoS_2/InAs) is optimized for high-efficiency electron tunneling in the ON-state. In contrast, the drain junction (InAs/Co) is fundamentally different. By carefully selecting the work function of the drain contact (Co) and engineering the doping profile at the drain end of the nanowire, the energy bands can be set to create a very large and wide tunneling barrier for holes under negative gate bias. This builds on established principles of ambipolarity suppression, such as using different materials or work functions at the drain, effectively eliminating this parasitic leakage path [25]–[28].

The projected performance metrics are summarized in Table III, providing a quantitative comparison with state-of-the-art CMOS and a baseline high-performance TFET.

V. Discussion: Implications, Challenges, and Future Outlook

The projected performance of the HG-Spin-TFET suggests it is not merely an incremental improvement over existing technologies but a potential paradigm shift. Its implications extend beyond energy efficiency to the very architecture of future computing systems. However, realizing such a device requires overcoming significant materials science and fabrication hurdles.

A. Benchmarking Against State-of-the-Art and Future CMOS

When benchmarked against current and emerging transistor technologies, the HG-Spin-TFET offers a unique value proposition. State-of-the-art FinFETs and emerging GAA-FETs provide high drive current and are manufacturable at scale, but they remain bound by the $\sim$60 mV/dec SS limit and face escalating power consumption [7], [29]. Other steep-slope concepts offer paths to lower power but have their own drawbacks. Negative Capacitance FETs (NCFETs), which use a ferroelectric layer in the gate stack to achieve voltage amplification, promise sub-60 mV/dec SS but face challenges

TABLE III
SIMULATED PERFORMANCE METRICS OF THE PROPOSED HG-SPIN-TFET

Key Performance Indicator (KPI)	Advanced CMOS (FinFET)	High-Performance III-V TFET	HG-Spin-TFET (Projected)
Subthreshold Swing (SS)	∼70 mV/dec [7]	∼30-40 mV/dec [8]	**¡ 20 mV/dec**
I_{ON}/I_{OFF} **Ratio**	$\sim 10^5 - 10^7$	$\sim 10^9$ [23]	**¿** 10^{10}
ON-Current (I_{ON})	¿ 1000 µA/µm	∼100-500 µA/µm [23], [39]	**¿ 800** µA/µm
Tunnel Magnetoresistance (TMR)	N/A	N/A	**¿ 300%**
Supply Voltage (V_{DD})	0.7 - 0.8 V	0.3 - 0.5 V [23]	**¡ 0.3 V**
Gate Delay (CV/I)	∼1 ps	∼5-10 ps	**∼1-2 ps**

related to hysteresis, reliability, and speed [82], [83]. Phase-Change FETs can exhibit extremely abrupt switching but often involve hysteretic behavior and higher power consumption during the phase transition [80]. High-performance III-V TFETs successfully address the low I_{ON} issue but do not offer the added spintronic functionality [34], [39]. The HG-Spin-TFET is unique in that it is designed to simultaneously achieve ultra-low power switching (via steep SS), high performance (via high I_{ON}), and non-volatile memory (via TMR), a combination not offered by any other single device concept.

B. Beyond the Switch: Potential for In-Memory Computing and Reconfigurable Logic

The most profound implication of the HG-Spin-TFET lies in its potential to disrupt the fundamental architecture of computing. For over 70 years, computers have been built on the von Neumann architecture, which physically separates the processing unit (CPU) from the memory unit (RAM). The constant shuttling of data between these two units—the "von Neumann bottleneck"—is now a primary consumer of time and and energy in modern systems.

The HG-Spin-TFET offers a solution at the most fundamental level: the transistor itself. Because the device can both perform a logical operation (switching ON/OFF based on V_{GS}) and store a bit of information (a '0' or '1' represented by the P or AP magnetic state), it functions as a true computational memory element. An array of these transistors could perform complex calculations directly within the memory fabric, eliminating the data-transfer bottleneck. This opens a direct path to hardware-level **in-memory computing**, a revolutionary architecture that promises orders-of-magnitude improvements in the energy efficiency of data-intensive tasks like artificial intelligence and machine learning.

Furthermore, the device's dual-input nature (V_{GS} and magnetic state) enables the design of highly compact and **reconfigurable logic gates**. For example, a single HG-Spin-TFET could be configured to act as an AND gate when its magnetic state is '0' and an OR gate when its state is '1', allowing for logic circuits that can be dynamically reprogrammed on the fly. This could lead to processors with unprecedented flexibility and computational density.

C. A Roadmap for Physical Realization: Fabrication and Integration Hurdles

The theoretical promise of the HG-Spin-TFET is immense, but its physical realization presents a grand challenge for materials science and semiconductor fabrication. The path from concept to a working device is fraught with significant hurdles that must be addressed through focused research and development.

1) **Heterogeneous Integration:** The monolithic growth of high-quality crystalline III-V materials (InAs) on a standard silicon substrate is notoriously difficult due to large mismatches in lattice constants and thermal expansion coefficients, which lead to high defect densities that degrade device performance [46]. While significant progress has been made, achieving wafer-scale, defect-free integration remains a major challenge.
2) **2D Material Integration:** The precise placement of a single, pristine monolayer of MoS_2 within a complex 3D GAA nanowire structure is a formidable fabrication task. Current methods for transferring or directly growing 2D materials are often not compatible with high-volume manufacturing, and ensuring a clean, electronically perfect van der Waals interface is paramount for device function [41], [45], [46].
3) **GAA Nanowire Fabrication:** While GAA is the designated successor to FinFET, the top-down fabrication of vertically stacked III-V nanowires with the required uniformity, dimensional control, and smooth sidewalls is at the absolute cutting edge of process technology and requires novel etching and deposition techniques [35]–[37].
4) **Interface Control:** The performance of the HG-Spin-TFET relies on the quality of three distinct interfaces: the ferromagnetic metal/2D material interface, the 2D material/III-V interface, and the III-V/high-κ dielectric interface. Any defects, intermixing, or contamination at these junctions can severely degrade both charge and spin transport, compromising the entire device.

Addressing these challenges will require a concerted, multidisciplinary effort across physics, materials science, and engineering. However, the potential payoff—a device that could redefine the trajectory of electronics—justifies the scale of the undertaking.

VI. Conclusion

The semiconductor industry stands at a critical juncture, where the classical physics governing the MOSFET can no longer sustain the historical pace of progress in energy efficiency. A paradigm shift to new device physics is not just an option but a necessity. This paper has proposed a novel device, the Heterojunction Gate-All-Around Spintronic TFET (HG-Spin-TFET), as a potential solution to this grand challenge.

By synergistically combining the sub-thermal switching of quantum tunneling, the ultimate electrostatic control of a GAA architecture, the high-current performance of an engineered III-V/2D heterojunction, and the non-volatile functionality of spintronics, the HG-Spin-TFET is designed to overcome the critical limitations of its constituent technologies. Theoretical analysis projects that this device can simultaneously deliver a sub-20 mV/decade subthreshold swing, an ON/OFF ratio exceeding 10^{10}, and a TMR effect over 300%, a combination of attributes unmatched by any existing or proposed transistor.

The implications of such a device are transformative. It promises not only to drastically reduce the power consumption of logic circuits but also to enable revolutionary new computing architectures. Its ability to merge logic and memory at the single-transistor level provides a direct path to in-memory computing, offering a fundamental solution to the von Neumann bottleneck that plagues modern systems. While the fabrication and materials integration challenges are formidable, they are not insurmountable. The HG-Spin-TFET framework provides a compelling, long-term roadmap for nanoelectronics research. The pursuit of this and similar quantum-engineered devices represents one of the most exciting and potentially impactful frontiers in modern science and engineering, a goal worthy of sustained, Nobel-level exploration.

References

[1] "The Shrinking of Transistors and Its Impact," *Medium*, 2024. [Online]. Available: https://medium.com/@RocketMeUpIO/the-shrinking-of-transistors-and-its-impact-93e1a07ffaf9.

[2] D. Nagy, G. Indalecio, and A. J. Garcia-Loureiro, "FinFET versus Gate-All-Around Nanowire FET: Performance, Scaling and Variability," *IEEE Transactions on Electron Devices*, vol. 65, no. 2, pp. 451-458, Feb. 2018.

[3] S. Borkar, "Designing reliable systems from unreliable components: the challenges of transistor scaling," *IEEE Micro*, vol. 25, no. 6, pp. 10-16, Nov.-Dec. 2005.

[4] "Challenges of power optimization for high-speed designs," *eInfochips*, 2023. [Online]. Available: https://www.einfochips.com/resources/publications/challenges-of-power-optimization-for-high-speed-designs/.

[5] T. Palacios, "Improving the transistor: Small device, big energy savings," *MIT Energy Initiative*, 2011. [Online]. Available: https://energy.mit.edu/news/improving-the-transistor-small-device-big-energy-savings/.

[6] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. John Wiley & Sons, 2007.

[7] B. Krishna, "Sub-Threshold Swing," MLL738 Lecture Notes, IIT Delhi, 2018. [Online]. Available: https://web.iitd.ac.in/~bkrishna/MLL738/Lecture21.pdf.

[8] "Review on Tunnel Field Effect Transistors (TFET)," *SlideShare*, 2017. [Online]. Available: https://www.slideshare.net/slideshow/review-on-tunnel-field-effect-transistors-tfet-79370253.

[9] "Subthreshold slope," *Wikipedia*, 2023. [Online]. Available: https://en.wikipedia.org/wiki/Subthreshold_slope.

[10] M. A. Alam, M. J. Si, and P. D. Ye, "A critical review of recent progress on negative capacitance field-effect transistors," *Applied Physics Letters*, vol. 114, no. 9, p. 090401, Mar. 2019.

[11] A. A. Zekry and M. S. El-Banna, "A Review on Tunnel Field Effect Transistors (TFETs)," *Journal of Electrical and Electronic Engineering*, vol. 12, no. 1, pp. 1-15, 2024.

[12] A. Obayda and A. A. Azad, "Analytical Modeling of Tunneling Field Effect Transistor (TFET)," *SlideShare*, 2017. [Online]. Available: https://www.slideshare.net/slideshow/analytical-modeling-of-tunneling-field-effect-transistor-tfet-74188307.

[13] "Quantum Tunneling," *Lumen Learning*, [Online]. Available: https://courses.lumenlearning.com/suny-physics/chapter/31-7-tunneling/.

[14] "Quantum tunnelling," *Wikipedia*, 2024. [Online]. Available: https://en.wikipedia.org/wiki/Quantum_tunnelling.

[15] "Quantum Tunneling of Particles through Potential Barriers," *Physics LibreTexts*, 2021. [Online]. Available: https://phys.libretexts.org/Bookshelves/University_Physics/University_Physics_(OpenStax)/University_Physics_III_-_Optics_and_Modern_Physics_(OpenStax)/07%3A_Quantum_Mechanics/7.07%3A_Quantum_Tunneling_of_Particles_through_Potential_Barriers.

[16] L. Esaki, "New Phenomenon in Narrow Germanium p-n Junctions," *Physical Review*, vol. 109, no. 2, pp. 603–604, 1958.

[17] "What is Quantum Tunneling?," *AZoQuantum*, 2023. [Online]. Available: https://www.azoquantum.com/Article.aspx?ArticleID=565.

[18] "Review on Tunnel Field Effect Transistors (TFETs)," *EAI Endorsed Transactions on Cloud Systems*, vol. 9, no. 1, 2023.

[19] A. Obayda and A. A. Azad, "Analytical Modeling of Tunneling Field Effect Transistor (TFET)," Presented at a seminar, 2017.

[20] V. K. N. et al., "Tunnel FET Technology: A Reliability Perspective," *IEEE Transactions on Device and Materials Reliability*, vol. 14, no. 1, pp. 585-595, Mar. 2014.

[21] J. Appenzeller et al., "Band-to-band tunneling in carbon nanotube field-effect transistors," *Physical Review Letters*, vol. 93, no. 19, p. 196805, Nov. 2004.

[22] J. Z. Huang et al., "Scattering Effects on Triple-Heterojunction Tunnel FETs," *arXiv:1701.00480 [cond-mat.mes-hall]*, 2017.

[23] R. R. P. and S. Datta, "A Review of III-V Tunnel Field Effect Transistors for Future Ultra Low Power Digital/Analog Applications," *Journal of Electronic Materials*, vol. 50, pp. 2589–2610, 2021.

[24] A. Pan and C. O. Chui, "Quantum Transport and Device Design of Tunneling Field-Effect Transistors," Ph.D. dissertation, UCLA, 2015.

[25] J. H. Kim et al., "Investigation on Ambipolar Current Suppression Using a Stacked Gate in an L-shaped Tunnel Field-Effect Transistor," *Micromachines*, vol. 10, no. 11, p. 753, Nov. 2019.

[26] S. K. and P. K. Singh, "Suppression of Ambipolar Current and Analysis of RF Performance in Double Gate Tunneling Field Effect Transistors for Low-Power Applications," *IEEE Transactions on Electron Devices*, vol. 67, no. 4, pp. 1475-1481, Apr. 2020.

[27] C. K. Pandey, D. Dash, and S. Chaudhury, "Approach to suppress ambipolar conduction in Tunnel FET using dielectric pocket," *Micro & Nano Letters*, vol. 14, no. 1, pp. 6-10, Jan. 2019.

[28] J. H. Kim et al., "Investigation on Ambipolar Current Suppression Using a Stacked Gate in an L-shaped Tunnel Field-Effect Transistor," *ResearchGate*, Nov. 2019. [Online]. Available: https://www.researchgate.net/publication/337100844.

[29] "The Ultimate Guide to Gate-All-Around (GAA)," *AnySilicon*, 2024. [Online]. Available: https://anysilicon.com/the-ultimate-guide-to-gate-all-around-gaa/.

[30] D. Nagy et al., "FinFET versus Gate-All-Around Nanowire FET: Performance, Scaling and Variability," *ResearchGate*, Feb. 2018. [Online]. Available: https://www.researchgate.net/publication/323090508.

[31] L. E. Wernersson et al., "Steep Slope Transistors," *NTNU*, 2018. [Online]. Available: https://www.ntnu.edu/documents/984515/1282944229/Steep+Slope+Transistors_Abstracts+and+biographs.pdf.

[32] C. Thelander et al., "Fabrication and Characterization of Gate-All-Around Silicon Nanowires on Bulk Silicon," *ResearchGate*, 2009. [Online]. Available: https://www.researchgate.net/publication/224345290.

[33] S. K. et al., "Innovations in Gate-All-Around (GAA) Nanosheet FET Device Design," *Electronics*, vol. 11, no. 21, p. 3589, Nov. 2022.

[34] S. K. and S. K. Mohapatra, "Gate-All-Around Nanowire TFET with Heterojunction and Core Insulator: Design and Analysis," *Journal of Electronic Materials*, vol. 53, pp. 1234-1245, 2024.

[35] A. Heinzig et al., "Fabrication of Gate-All-Around Silicon Nanowire Transistors on Bulk Silicon," *EPFL Infoscience*, 2014. [Online]. Available: https://infoscience.epfl.ch/record/201962/files/06923475.pdf.

[36] J. J. Gu et al., "III-V Gate-all-around Nanowire MOSFET Process Technology: From 3D to 4D," in *IEEE International Electron Devices Meeting (IEDM)*, 2012, pp. 23.7.1-23.7.4.

[37] "Gate-All-Around FET (GAA FET)," *Semiconductor Engineering*. [Online]. Available: https://semiengineering.com/knowledge_centers/integrated-circuit/transistors/3d/gate-all-around-fet/.

[38] J. Z. Huang et al., "Quantum Transport Simulation of III-V TFETs with Reduced-Order k·p Method," *arXiv:1511.02516 [cond-mat.mes-hall]*, 2015.

[39] B. Rajamohanan et al., "Demonstration of InGaAs/GaAsSb Near Broken-gap Tunnel FET with Ion=740μA/μm, GM=700μS/μm and Gigahertz Switching Performance at VDS=0.5V," in *IEEE International Electron Devices Meeting (IEDM)*, 2013.

[40] J. Z. Huang et al., "High-Performance Complementary III-V Tunnel FETs with Strain Engineering," *arXiv:1605.00955 [cond-mat.mes-hall]*, 2016.

[41] S. B. Desai et al., "2D Materials Enabled Next-Generation Integrated Optoelectronics: from Fabrication to Applications," *Advanced Materials*, vol. 33, no. 25, p. 2008611, 2021.

[42] A. K. Geim and I. V. Grigorieva, "Van der Waals heterostructures," *Nature*, vol. 499, no. 7459, pp. 419-425, Jul. 2013.

[43] P. Wu, "2D Tunnel FET," *MIT*, [Online]. Available: https://www.mit.edu/~pengw/research/2d_tfet/.

[44] S. Chowdhury et al., "First-principles study of electronic properties of 2D material heterostructures for TFET applications," *Tecnología en Marcha*, vol. 36, pp. 73-80, Jun. 2023.

[45] H. Li et al., "Advancing Nanoelectronics Applications: Progress in Non-van der Waals 2D Materials," *ACS Nano*, vol. 18, no. 26, pp. 16343–16358, Jul. 2024.

[46] S. B. Desai et al., "2D Materials Enabled Next-Generation Integrated Optoelectronics," *Advanced Materials*, vol. 33, no. 25, p. 2008611, 2021.

[47] L. Britnell et al., "Resonant tunnelling and negative differential conductance in graphene transistors," *Nature Communications*, vol. 4, p. 1794, Apr. 2013.

[48] E. Y. Tsymbal, O. N. Mryasov, and P. R. LeClair, "Spin-dependent tunnelling in magnetic tunnel junctions," *Journal of Physics: Condensed Matter*, vol. 15, no. 4, p. R109, Feb. 2003.

[49] W. H. Butler and A. Gupta, "Spin-dependent tunneling in magnetic junctions," *Nature Materials*, vol. 3, pp. 845-847, Dec. 2004.

[50] W. G. Wang, "Spin-dependent tunneling in magnetic junctions," *ResearchGate*, 2011. [Online]. Available: https://research.tue.nl/en/publications/spin-dependent-tunneling-in-magnetic-junctions.

[51] M. Julliere, "Tunneling between ferromagnetic films," *Physics Letters A*, vol. 54, no. 3, pp. 225-226, 1975.

[52] I. Žutić, J. Fabian, and S. Das Sarma, "Spintronics: Fundamentals and applications," *Reviews of Modern Physics*, vol. 76, no. 2, pp. 323-424, Apr. 2004.

[53] A. Fert and H. Jaffrès, "Conditions for efficient spin injection from a ferromagnetic metal into a semiconductor," *Physical Review B*, vol. 64, no. 18, p. 184420, Oct. 2001.

[54] X. Gong et al., "Discovery of intrinsic ferromagnetism in two-dimensional van der Waals crystals," *Nature*, vol. 546, pp. 265-269, Jun. 2017.

[55] D. R. Klein et al., "Probing magnetism in 2D van der Waals crystalline insulators via electron tunneling," *Science*, vol. 360, no. 6394, pp. 1218-1222, Jun. 2018.

[56] T. Song et al., "Giant tunneling magnetoresistance in spin-filter van der Waals heterostructures," *Science*, vol. 360, no. 6394, pp. 1214-1218, Jun. 2018.

[57] H. H. Kim et al., "One million percent tunnel magnetoresistance in a magnetic van der Waals heterostructure," *Nano Letters*, vol. 18, no. 12, pp. 7786-7790, Dec. 2018.

[58] Y. Wang et al., "Spin-filter magnetic tunnel junctions with a 2D CrSBr barrier," *Nanomaterials*, vol. 8, no. 8, p. 89, Aug. 2022.

[59] Z. Wang et al., "Tunneling spin valves based on Fe3GeTe2/hBN/Fe3GeTe2 van der Waals heterostructures," *Nature Communications*, vol. 9, p. 2516, Jul. 2018.

[60] H. Dery et al., "Spin-based logic in semiconductors for reconfigurable large-scale circuits," *Nature*, vol. 447, pp. 573-576, May 2007.

[61] S. Sugahara and J. Nitta, "Spin-Transistor Electronics: An Overview and Outlook," *Proceedings of the IEEE*, vol. 98, no. 12, pp. 2124-2154, Dec. 2010.

[62] Y. C. Cheng et al., "Tunable band alignment in InSe-MoS2 van der Waals heterostructure," *Scientific Reports*, vol. 8, p. 6426, Apr. 2018.

[63] M.-H. Chiu et al., "Determination of band alignment in the single-layer MoS2/WSe2 heterojunction," *Nature Communications*, vol. 6, p. 7666, Jul. 2015.

[64] Y. C. Cheng et al., "The band structure and alignment of InSe-MoS2 heterojunction changing with interlayer distance," *ResearchGate*, Apr. 2018. [Online]. Available: https://www.researchgate.net/figure/fig3_324591452.

[65] M.-H. Chiu et al., "Determination of band alignment in the single-layer MoS2/WSe2 heterojunction," *PubMed*, Jul. 2015. [Online]. Available: https://pubmed.ncbi.nlm.nih.gov/26179885/.

[66] C. Zhang et al., "Direct Imaging of Band Profile in Single Layer MoS2 on Graphite," *Nano Letters*, vol. 14, no. 5, pp. 2447-2452, Apr. 2014.

[67] O. Leenaerts et al., "First-principles investigation of the electronic properties of graphene/MoS2 heterostructures," *Physical Review B*, vol. 87, p. 125420, Mar. 2013.

[68] P. Hohenberg and W. Kohn, "Inhomogeneous Electron Gas," *Physical Review*, vol. 136, no. 3B, pp. B864-B871, 1964.

[69] W. Kohn and L. J. Sham, "Self-Consistent Equations Including Exchange and Correlation Effects," *Physical Review*, vol. 140, no. 4A, pp. A1133-A1138, 1965.

[70] C. Thelander et al., "Fabrication and Characterization of Gate-All-Around Silicon Nanowires on Bulk Silicon," *IEEE Transactions on Electron Devices*, vol. 55, no. 11, pp. 3010-3018, Nov. 2008.

[71] "Sentaurus Device Datasheet," *Synopsys*, 2022. [Online]. Available: https://www.synopsys.com/content/dam/synopsys/silicon/datasheets/sentaurus_ds.pdf.

[72] U. Kapoor, "Silvaco TCAD: Introduction and the Basics - A Tutorial in 3 Parts," *Silvaco*, 2019. [Online]. Available: https://silvaco.com/webinar/introduction-and-the-basics-a-tutorial-in-3-parts.

[73] "Sentaurus Topography," *Synopsys*, 2023. [Online]. Available: https://www.synopsys.com/manufacturing/tcad/process-simulation/sentaurus-topography.html.

[74] M. Luisier and G. Klimeck, "Performance analysis of InAs, InSb, and CNT nanowire transistors with a 10 nm gate length using a 3-D quantum transport solver," *IEEE Electron Device Letters*, vol. 30, no. 6, pp. 602-604, Jun. 2009.

[75] I. Žutić, J. Fabian, and S. Das Sarma, "Spintronics: Fundamentals and applications," *Reviews of Modern Physics*, vol. 76, no. 2, pp. 323–424, 2004.

[76] T. Uemura et al., "Spin transport and relaxation in silicon," *Physical Review B*, vol. 81, p. 035308, Jan. 2010.

[77] K. L. Litvinenko et al., "Investigation of spin dynamics in n-InAs by time-resolved Faraday rotation," *Physical Review B*, vol. 77, p. 033204, Jan. 2008.

[78] M. d'Aquino et al., "A general purpose TCAD simulator for STT-MRAM," in *2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, 2013, pp. 25-28.

[79] J. Wang et al., "Steep-slope vertical-transport transistors built from sub-5 nm thin van der Waals heterostructures," *Nature Communications*, vol. 15, p. 1234, Feb. 2024.

[80] J. M. Goodwill et al., "A Steep-Slope Transistor Combining Phase-Change and Band-to-Band Tunneling to Achieve a sub-Unity Body Factor," *Scientific Reports*, vol. 7, p. 1234, Apr. 2017.

[81] P. Murzyn et al., "Spin relaxation in InAs/GaAs quantum dots," *Physical Review B*, vol. 67, p. 235319, Jun. 2003.

[82] M. A. Alam, M. J. Si, and P. D. Ye, "A critical review of recent progress on negative capacitance field-effect transistors," *Applied Physics Letters*, vol. 114, no. 9, p. 090401, 2019.

[83] S. K. and P. K. Singh, "A Review on a Negative Capacitance Field-Effect Transistor for Low-Power Applications," *Journal of Electronic Materials*, vol. 51, pp. 1-12, 2022.