

# A 2-D Subthreshold Analytical model for Short Channel Effects in Nanowire MOSFETs (Si, Ge)

Gaurav Mahajan<sup>a</sup>, Rakhi Narang<sup>b</sup>, Manoj Saxena<sup>c</sup>, V.K. Chaubey<sup>a</sup>

<sup>a</sup> Electrical & Electronics Engineering Department, Birla Institute of Technology and Science, Pilani, Rajasthan-333031, India, gmahajan027@gmail.com, vkcster@gmail.com

<sup>b</sup> Semiconductor Devices Research Laboratory, Department of Electronic Science, University of Delhi, South Campus, New Delhi 110 021, India, rakhinarang@gmail.com

<sup>c</sup> Department of Electronics, Deen Dayal Upadhyaya College, University of Delhi, Karampura, New Delhi 110 015, India, saxena\_manoj77@yahoo.co.in

**Abstract**—The present analysis proposes a 2D analytical model of potential and current for Nanowire MOSFETs in the subthreshold region for a moderately doped channel. The analytical expression for subthreshold current has been used to investigate the short channel parameters such as threshold voltage roll off and subthreshold slope. The model has been validated for Silicon and Germanium Nanowire MOSFETs by verifying the analytical results obtained with simulated results using Device3D.

**Index Terms**— MOSFETs, Nanowire, Short-Channel Effect (SCE), Channel material

## I. INTRODUCTION

In order to exploit the ultimate potential of the CMOS technology and to continue the scaling of MOSFET according to the ITRS provisions [1], new device architectures are being investigated. Various nonplanar device structures [2-3] have been proposed in recent years to improve the electrostatic control of the channel potential. Nanowire MOSFETs (NW-MOS) have been recognized as one of the possible choices to continue the scaling of CMOS beyond conventional scaling limits [4-6]. 1-D Surface Potential based model for Nanowire MOSFET [7] and 2-D model of undoped Nanowire MOSFET [8] along with extraction of Short channel effects have already been derived. Recently a two dimensional model for surrounding gate MOSFET considering channel doping have been proposed by Wu and Su [9], however a two dimensional model for Nanowire MOSFET (NW-MOS) with channel doping for extraction of short channel parameters has not been reported.

The channel doping is crucial factor to be considered to evaluate the performance of NW-MOS. In this paper we propose the model of NW-MOS with moderate channel doping extendable to undoped channel NW-MOS. The further higher doping requires the addition of quantum mechanical and band to band tunneling effects which require more rigorous computations. However to keep the model simple and compact these effects have not been included in the present model. This model has been validated for Silicon. The model also been extended

for Ge based NW-MOS which is another important alternative [10-14] for Nanowire CMOS applications due to higher carrier mobility.

In section II we first derive a complete two dimensional model for the potential and current for Nanowire MOSFET in subthreshold region. The important parameters for SCEs such as threshold voltage roll off and subthreshold slope have been extracted in Section III and IV and results have been verified using simulations with Device3D. The model has been verified for both Silicon and Germanium, and various parameters as required for calculation and simulation have been taken from [15].




Fig.1 3-D view of Nanowire MOSFET




Fig.2 2-D Cross sectional view of Nanowire MOSFET

## II. FULL TWO DIMENSIONAL POTENTIAL AND SUBTHRESHOLD CURRENT DERIVATION

Figure1 shows the cylindrical Nanowire MOSFET and Figure2 shows the two dimensional view of the Nanowire MOSFET along with the coordinate system used in this model. If the doping concentration is assumed to be uniform, the two dimensional poisson equation in cylindrical coordinates based on the depletion approximation can be written as

$$\frac{1}{r} \frac{\partial}{\partial r} \left( r \frac{\partial}{\partial r} \psi(r, z) \right) + \frac{\partial^2}{\partial z^2} \psi(r, z) = -\frac{qN_a}{\epsilon_{Si}} \quad (1)$$

where  $N_a$  is the doping concentration in the substrate of a n-channel MOSFET;  $\epsilon_{Si}$  is the dielectric permittivity of the substrate and  $\psi(r, z)$  is the electrostatic potential in the substrate. The source and drain junctions in this model are assumed to be abrupt. The boundary conditions are as follows:

$$\left. \frac{\partial \psi(r, z)}{\partial r} \right|_{r=0} = 0 \quad (2)$$

$$\epsilon_{Si} \left. \frac{\partial \psi(r, z)}{\partial r} \right|_{r=\frac{D}{2}} = C_i \left[ V_{GS} - V_{fb} - \psi \left( r = \frac{D}{2}, z \right) \right] \quad (3)$$

$$\psi(r, z = 0) = V_{bi} \quad (4)$$

$$\psi(r, z = L) = V_{DS} + V_{bi} \quad (5)$$

where L and D are effective channel length and channel diameter respectively.  $t_i$  is the thickness of gate insulator.  $V_{GS}$  and  $V_{DS}$  are the voltage bias of the gate and drain terminal respectively,  $V_{fb}$  is the flat band voltage and  $V_{bi}$  is the built-in voltage of the source/drain to the channel.

By applying the superposition principle, the electrostatic potential the nanowire MOSFET can written as

$$\psi(r, z) = \psi_1(r) + \psi_2(r, z) \quad (6)$$

where  $\psi_1(r)$  is the solution of 1-D poisson equation

$$\frac{1}{r} \frac{\partial}{\partial r} \left( r \frac{\partial}{\partial r} \psi_1(r) \right) = -\frac{qN_a}{\epsilon_{Si}} \quad (7)$$

And can be expressed as

$$\psi_1(r) = \alpha_1 r^2 + \alpha_2 \quad (8)$$

$\psi_2(r, z)$  is the solution of 2-D laplace equation and can be expressed as

$$\psi_2(r, z) = \sum_n \left[ \beta_n \sinh(k_n y) + \beta'_n \sinh(k_n (L - y)) \right] J_0(k_n r) \quad (9)$$

Here  $J_0(x)$  denotes the zeroth-order Bessel function of the first kind. The boundary condition at the silicon/insulator interface requires the electric field and potential to be continuous at  $r = D/2$ , thus  $k_n$  can be determined by

$$J_0 \left( k_n \frac{D}{2} \right) = \frac{\epsilon_{Si}}{C_i} k_n J_1 \left( k_n \frac{D}{2} \right) \quad (10)$$

$$\text{where } C_i = 2\epsilon_{Si} / \left( D \ln \left( 1 + \frac{2t_i}{D} \right) \right) \quad (11)$$

is the gate oxide capacitance[16].

The coefficients  $\beta_n$  and  $\beta'_n$  can be expressed as

$$\beta_n = \frac{\int_0^{D/2} [\psi_2(\rho, 0) - \alpha_1 \rho^2 - \alpha_2] J_0(k_n \rho) \sinh(k_n L) \epsilon_{Si} \rho d\rho}{\int_0^{D/2} (J_0(k_n \rho) \sinh(k_n L))^2 \epsilon_{Si} \rho d\rho} \quad (12)$$

$$\beta'_n = \frac{\int_0^{D/2} [\psi_2(\rho, L) - \alpha_1 \rho^2 - \alpha_2] J_0(k_n \rho) \sinh(k_n L) \epsilon_{Si} \rho d\rho}{\int_0^{D/2} (J_0(k_n \rho) \sinh(k_n L))^2 \epsilon_{Si} \rho d\rho} \quad (13)$$

The aforementioned integrals can be carried out using basic characteristics of Bessel functions [17] to get the coefficients for the equations (8),(9) which can be expressed as

$$\alpha_1 = -\frac{qN_a}{4\epsilon_{Si}} \quad (14)$$

$$\alpha_2 = V_{GS} - V_{fb} + \frac{qN_a}{4\epsilon_{Si}} \frac{D}{2} \left( \frac{D}{2} + 2 \frac{\epsilon_{Si}}{C_i} \right) \quad (15)$$

$$\beta_n = \frac{\left\{ -\alpha_1 \left[ \frac{1}{k_n} \left( \frac{D}{2} \right)^3 J_1 \left( k_n \frac{D}{2} \right) - 2 \left( \frac{1}{k_n} \right)^2 \left( \frac{D}{2} \right)^2 J_2 \left( k_n \frac{D}{2} \right) \right] \right.}{\left. + (V_{DS} + V_{bi} - \alpha_2) \frac{1}{k_n} \frac{D}{2} J_1 \left( k_n \frac{D}{2} \right) \right\}}{\left( \frac{D}{2} \right)^2 \left( \left( \frac{C_i}{k_n \epsilon_{Si}} \right)^2 + 1 \right) \left( J_0 \left( k_n \frac{D}{2} \right) \right)^2 \sinh(k_n L)} \quad (16)$$

$$\beta_n' = \frac{\left\{ -\alpha_1 \left[ \frac{1}{k_n} \left( \frac{D}{2} \right)^3 J_1 \left( k_n \frac{D}{2} \right) - 2 \left( \frac{1}{k_n} \right)^2 \left( \frac{D}{2} \right)^2 J_2 \left( k_n \frac{D}{2} \right) \right] + (V_{bi} - \alpha_2) \frac{1}{k_n} \frac{D}{2} J_1 \left( k_n \frac{D}{2} \right) \right\}}{\left( \frac{D}{2} \right)^2 \left( \left( \frac{C_i}{k_n \epsilon_{Si}} \right)^2 + 1 \right) \left( J_0 \left( k_n \frac{D}{2} \right) \right)^2 \sinh(k_n L)} \quad (17)$$

In the following derivation we assume that only the first term of the series expansion of the potential is dominant [18-19]. The results presented in the analysis are consistent with the approximation since the Fourier-Bessel series coefficients decay rapidly. Thus the final 2-D potential for the cylindrical nanowire MOSFET can be expressed as

$$\psi(r, z) = \alpha_1 r^2 + \alpha_2 + \left[ \beta_1 \sinh(k_1 z) + \beta_1' \sinh(k_1(L - z)) \right] J_0(k_1 r) \quad (18)$$

Once the analytical potential is obtained, the subthreshold current can be derived based on the current continuity equation

$$I_{ds}(z) = 2\pi\mu q \frac{n_i^2}{N_a} \frac{\int_0^{V_{DS}} e^{-qV(z)/kT} dV(z)}{\int_0^L \frac{dy}{\int_0^{D/2} e^{q\psi(r,z)/kT} r dr}} \quad (19)$$




Fig.3 Analytical and simulated results for channel potential of Si and Ge Nanowire MOSFETs for  $D=20\text{nm}$ ,  $L=50\text{nm}$ ,  $V_G=0\text{V}$ ,  $V_D=0.5\text{V}$ ,  $t_i=1.5\text{nm}$ ,  $N_a=10^{15}\text{cm}^{-3}$

$$= 2\pi\mu k T q \frac{n_i^2}{N_a} \frac{\int_0^L \frac{(1 - e^{-qV_{DS}/kT})}{dy}}{\int_0^{D/2} e^{q\psi(r,z)/kT} r dr} \quad (20)$$

The results for the subthreshold current have been plotted in the Figure 4 for Si and Ge respectively with gate voltage being ramped till the threshold voltage of the respective device.

### III. THRESHOLD VOLTAGE ROLLOFF MODEL

The threshold voltage roll off  $\Delta V_t$  can be obtained from the parallel shift of the  $I_D V_{GS}$  curves (in log scale) of a short-channel device with respect to the long-channel device, i.e.

$$I_{DS}(\text{short channel}) L = I_{DS}(\text{long channel}) e^{-q\Delta V_t/kT} \quad (21)$$

The position of minimum surface potential ( $0, y_c$ ) obtained by differentiating equation (18) and setting the derivative equal to zero is given as

$$y_c = \frac{L}{2} - \frac{1}{2k_1} \ln \frac{c_1 e^{k_1 L/2} - b_1 e^{-k_1 L/2}}{b_1 e^{k_1 L/2} - c_1 e^{-k_1 L/2}} \approx \frac{L}{2} - \frac{1}{2k_1} \ln \frac{c_1}{b_1} \quad (22)$$

The minimum surface potential is obtained approximately as

$$\psi_{\min} = \psi(0, z_c) \doteq V_g - \Delta\phi + 2\sqrt{b_1 c_1} e^{\frac{k_1 L}{2}} \quad (23)$$




Fig. 4 Subthreshold Current Vs. Gate Voltage for Si and Ge Nanowire MOSFETs for  $D=20\text{nm}$ ,  $L=50\text{nm}$ ,  $V_D=0.5\text{V}$ ,  $t_i=1.5\text{nm}$ ,  $N_a=10^{15}\text{cm}^{-3}$

Using Taylor Series expansion we expand the expression of  $\psi(r, z)$  at  $\psi(0, z_c)$  and keep the expression upto second order terms. The simplified expression of the potential in the nanowire MOSFET can be written as

$$\psi(r, z) = \psi_{\min} + (y - y_c)^2 k_1^2 e^{\frac{k_1 L}{2}} \sqrt{\beta_1 \beta_1'} \sinh(k_1 L) + \frac{r^2}{2} \left[ 2\alpha_1 - k_1^2 e^{\frac{k_1 L}{2}} \sqrt{\beta_1 \beta_1'} \sinh(k_1 L) \right] \quad (24)$$

This simplified form of the potential can be used to get the final analytical expression of the subthreshold current from (20). Substituting (23) into the extraction equation (21), one can derive

$$\Delta V_t = \Delta V_{t1} + \Delta V_{t2} + \Delta V_{t3} \quad (25)$$

Where  $\Delta V_{t1}$  corresponds to the minimum surface potential and is given by

$$\Delta V_{t1} = -2e^{\frac{k_1 L}{2}} \sqrt{\beta_1 \beta_1'} \sinh(k_1 L) \quad (26)$$

$\Delta V_{t2}$  represents the modification induced by the second order terms of the potential in the channel direction and  $\Delta V_{t3}$  corresponds to the modification induced by the second order term of the potential in the radial direction. These are given by following expressions:




Fig. 5 Threshold Voltage roll-off in mV vs. Channel length in nm. The simulated points are for channel length 30nm, 50nm, 70nm respectively. ( $D=20\text{nm}$ ,  $t_i=1.5\text{nm}$ ,  $N_a=10^{15}\text{cm}^{-3}$ )

$$\Delta V_{t2} = \frac{kT}{q} \ln \left\{ \frac{\sqrt{\pi}}{2\delta_1 L} \left[ \text{erf}(\delta_1(L - z_c)) + \text{erf}(\delta_1 z_c) \right] \right\} \quad (27)$$

$$\Delta V_{t3} = \frac{kT}{q} \ln \left[ \frac{(2A - \delta_1^2)}{e^{\left(\frac{A - \delta_1^2}{2}\right)\frac{D^2}{4}} - 1} \left( \frac{D^2}{8} \right) \right] \quad (28)$$

Where  $\text{erf}(x)$  and  $\delta_1$  are defined as

$$\text{erf}(x) = \frac{2}{\sqrt{\pi}} \int_0^x e^{-u^2} du \quad (29)$$

$$\delta_1 = \left( \frac{qk_1^2 e^{\frac{k_1 L}{2}} \sqrt{\beta_1 \beta_1'} \sinh(k_1 L)}{kT} \right)^{1/2} \quad (30)$$

#### IV. SUBTHRESHOLD SLOPE MODEL

To get a simplified model of subthreshold slope we approximate the subthreshold current by  $I_{ds} \propto e^{q\psi_{\min}/kT}$ . Thus the inverse subthreshold slope is given by:

$$S = \left[ \frac{\partial(\log_{10} I_{ds})}{\partial V_g} \right]^{-1} = \left( \frac{\partial \psi_{\min}}{\partial V_g} \right)^{-1} \times 60 \text{ mV/Dec.} \quad (31)$$

Using the expression for the  $\psi_{\min}$  as derived in (23) we get a simplified form for the subthreshold slope as




Fig. 6 Subthreshold Slope in mV/Dec. vs. Channel length in nm. The simulated points are for channel length 30nm, 50nm, 70nm respectively. ( $D=20\text{nm}$ ,  $t_i=1.5\text{nm}$ ,  $N_a=10^{15}\text{cm}^{-3}$ ).

$$\frac{\partial \psi_{\min}}{\partial V_g} = 1 - \frac{s_1 s_2 (\beta_1 + \beta_2)}{\sqrt{\beta_1 \beta_2}} e^{-\frac{k_1 L}{2}} \quad (32)$$

Where  $s_1$  and  $s_2$  are given by

$$s_1 = 1 / \left( \frac{D}{2} \right)^2 \left( \left( \frac{C_i}{k_n \epsilon_{Si}} \right)^2 + 1 \right) \left( J_0 \left( k_n \frac{D}{2} \right) \right)^2 \sinh(k_n L) \quad (33)$$

$$s_2 = \frac{1}{k_n} \frac{D}{2} J_1 \left( k_n \frac{D}{2} \right) \quad (34)$$

## V. CONCLUSION

The 2-D model for the potential and current in subthreshold region for moderate channel doping has been proposed for Nanowire MOSFETs which has been validated for Silicon and Germanium. The model has been further extended by extracting the compact expressions for the short channel parameters such as threshold voltage roll off and subthreshold slope. The analytical results and the simulated results from 3-D simulations of Nanowire MOSFETs with Device3D have been plotted. The results are in close agreement and accurately predict the behavior of NW-MOS in subthreshold region.

## ACKNOWLEDGEMENT

One of the authors (Gaurav Mahajan) would like to thank Indian Academy Of Sciences for giving him an opportunity to be a part of Summer Research Fellowship 2010, the research work done during the period of fellowship has led to the outcome of this paper.

## REFERENCES

- [1] <http://public.itrs.net>
- [2] C. Hu, "Device challenges and opportunities," in *VLSI Symp. Tech. Dig.*, 2004, pp. 4–5.
- [3] H. S. P. Wong, D. J. Frank, P. M. Solomon, C. Wann, and J. Welser, "Nanoscale CMOS," *Proc. IEEE*, vol. 87, no. 4, pp. 537–570, Apr. 1999.
- [4] Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, "High performance silicon nanowire field effect transistors," *Nano Lett.*, vol. 3, no. 2, pp. 149–152, 2003.
- [5] F. L. Yang, D. H. Lee, H. Y. Chen, C. Y. Chang, S. D. Liu, C. C. Huang, T. X. Chung, H. W. Chen, C. C. Huang, Y. H. Liu, C. C. Wu, C. C. Chen, S. C. Chen, Y. T. Chen, Y. H. Chen, C. J. Chen, B. W. Chan, P. F. Hsu, J. H. Shieh, H. J. Tao, Y. C. Yeo, Y. Li, J. W. Lee, P. Chen, M. S. Liang, and C. Hu, "5 nm-gate nanowire FinFET," in *VLSI Symp. Tech. Dig.*, Jun. 2004, pp. 196–197.
- [6] N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang, S. C. Rustagi, C. H. Tung, R. Kumar, G. Q. Lo, N. Balasubramanian, and D. L. Kwong, "High-performance fully depleted silicon nanowire (diameter  $\leq 5$  nm) gate-all-around CMOS devices," *IEEE Electron Device Lett.*, vol. 27, no. 5, pp. 383–386, May 2006.
- [7] I. He, Jin, Zhang, Lining, Zhang, Jian, Ma, Chenyue, Liu, Feilong and Chan, Mansun (2009) 'A complete analytic surface potential-based core model for intrinsic nanowire surrounding-gate MOSFETs', *Molecular Simulation*, 35: 6, 483 — 490
- [8] Bo Yu, Yu Yuan, Jooyoung Song and Yuan Taur, "A Two-Dimensional Analytical Solution for Short-Channel Effects in Nanowire MOSFETs" *IEEE Trans. Electron Devices*, VOL. 56, NO. 10, October 2009
- [9] Y. S. Wu and P. Su, "Sensitivity of gate-all-around nanowire MOSFETs to process variations—A comparison with multigate MOSFETs," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 3042–3047, Nov. 2008.
- [10] H. Shang *et al.*, "Selectively formed high mobility strained Ge PMOSFETs for high performance CMOS," *IEDM Tech. Dig.*, p.157, 2004.
- [11] S.E. Laux, "Simulation study of Ge n-channel 7.5 nm DGFETs of arbitrary crystallographic alignment," *IEDM Tech. Dig.*, p.135, 2004.
- [12] A. Rahman, M.S. Lundstrom, A.V. Ghosh, "Generalized effective-mass approach for *n*-type metal-oxide-semiconductor field-effect transistors on arbitrarily oriented wafers," *J. Appl. Phys.*, vol. 97, p.53702, 2005.
- [13] A. Rahman, G. Klimeck, T.B. Boykin, M.S. Lundstrom, "Bandstructure effects in ballistic nanoscale MOSFETs," *IEDM Tech. Dig.*, p.139, 2004.
- [14] T. Low *et al.*, "Investigation of performance limits of germanium double-gated MOSFETs," *IEDM Tech. Dig.*, p.691, 2003.
- [15] *ATLAS User's Manual*, SILVACO, Santa Clara, CA, 2008.
- [16] D. K. Cheng, *Field and Wave Electromagnetics*. Reading, MA: Addison-Wesley, 1992.
- [17] R K Jain and S R K Iyengar *Advanced Engineering Mathematics*, Narosa Publishers, 2002
- [18]. T.K. Chiang, Y.H. Wang, M.P. Houg, Modeling of threshold voltage and subthreshold swing of short channel SOI MOSFETs, *Solid State Electron.* 43 (1999) 123-129.
- [19]. B. Agrawal, V.K. De, J.M. Pimbley, J.D. Meindl, Short channel models and scaling limits of SOI and bulk MOSFETs, *IEEE J. Solid-State Circuits* 29 (1994) 122-125.